



CIRCUIT DIAGRAM



REVISION			
LTR	DESCRIPTION	DATE	APPROVED

控制  
CONTROLLED



PC BOARD HOLE LAYOUT TOLS : ±0.1  
(UPPER VIEW FROM DIRECTION OF INSERTION TO PCB)

2	TERMINAL	3	PBs 0.2t	Ag-PLATED
1	HOUSING	1	PC RESIN	SEE TABLE
LET	PART NAME	QTY	MATERIAL	REMARK

TOLERANCES X ≤ 5 = ±0.10 X > 5 = ±0.30 ANGULAR = ± ---	PART NAME STEREO EARPHONE JACK		SCALE 4/1 mm
DO NOT SCALE DWG.	DATE 09-10-2003	DRN / APPD CHEN / K.F.IM	
FINISHED ---			

**SHOGYO INTERNATIONAL CORP.**

**#MJ-0635**